• HOME
  • NEWS
  • EXPLORE
    • CAREER
      • Companies
      • Jobs
    • EVENTS
    • iGEM
      • News
      • Team
    • PHOTOS
    • VIDEO
    • WIKI
  • BLOG
  • COMMUNITY
    • FACEBOOK
    • INSTAGRAM
    • TWITTER
Wednesday, August 27, 2025
BIOENGINEER.ORG
No Result
View All Result
  • Login
  • HOME
  • NEWS
  • EXPLORE
    • CAREER
      • Companies
      • Jobs
        • Lecturer
        • PhD Studentship
        • Postdoc
        • Research Assistant
    • EVENTS
    • iGEM
      • News
      • Team
    • PHOTOS
    • VIDEO
    • WIKI
  • BLOG
  • COMMUNITY
    • FACEBOOK
    • INSTAGRAM
    • TWITTER
  • HOME
  • NEWS
  • EXPLORE
    • CAREER
      • Companies
      • Jobs
        • Lecturer
        • PhD Studentship
        • Postdoc
        • Research Assistant
    • EVENTS
    • iGEM
      • News
      • Team
    • PHOTOS
    • VIDEO
    • WIKI
  • BLOG
  • COMMUNITY
    • FACEBOOK
    • INSTAGRAM
    • TWITTER
No Result
View All Result
Bioengineer.org
No Result
View All Result
Home NEWS Science News Chemistry

CMOS-compatible 3D ferroelectric memory with ultralow power and high speed

Bioengineer by Bioengineer
January 19, 2021
in Chemistry
Reading Time: 2 mins read
0
Share on FacebookShare on TwitterShare on LinkedinShare on RedditShare on Telegram

IMAGE

Credit: POSTECH

As we enter the era of superintelligence and hyper-connected Fourth Industrial Revolution, the importance of high-density and high-performance memory is greater than ever. Currently, the most widely used NAND flash memory has issues of high power consumption, slow operation speed, and vulnerability to repetitive use since it relies on the charge trap effect to store information. To this, a POSTECH research team has recently demonstrated a ferroelectric memory that exceedingly surpasses the performance of the conventional flash memory in terms of operation speed, power consumption, and device reliability.

A POSTECH research team – led by Professor Jang-Sik Lee, and Ph.D. candidates Min-Kyu Kim and Ik-Jyae Kim of the Department of Materials Science and Engineering – has demonstrated a unique strategy to fabricate a ferroelectric memory by applying hafnia-based ferroelectrics and oxide semiconductors. This approach yields memory performance that could be achieved neither by the conventional flash memory nor by the previous perovskite ferroelectric memories. Device simulations have confirmed that this strategy can realize ultrahigh-density 3D memory integration.

The ferroelectric memory has gained attention so far for its potential to operate at higher speed with lower power consumption compared to the conventional flash memory. But its commercialization has been deterred due to the high processing temperature, difficulty in scaling, and non-compatibility with the conventional semiconductor processes.

The research team tackled these issues by using the hafnia-based ferroelectrics and oxide semiconductors. The new material and structure ensure low power consumption and high speed; achieve high stability by using oxide semiconductors as channel material to lower the process temperature and suppress the formation of the unwanted interfacial layer. As a result, the researchers confirmed that the fabricated device can operate at a voltage four times lower than that of the conventional flash memory at a speed several hundred times faster and remain stable even when repeatedly used more than 100 million times. In particular, a ferroelectric material and an oxide semiconductor were stacked by an atomic layer deposition to secure a processing technology suitable for manufacturing 3D devices. The team had proposed that high-performance devices can be manufactured under 400°C with much simpler process than that of the conventional flash memory device.

“We have developed the core technology to realize the next-generation of highly integrated and high-performance memory that overcomes the limitations of the conventional 3D NAND flash memory,” remarked Professor Jang-Sik Lee who led the study. He added, “This technology is not only applicable to next-generation memory devices, but also to ultra-low-power and ultrafast highly-integrated universal memory and in-memory computing that are vital to industries like AI and self-driving cars in the future.”

###

Recently published in Science Advances, this research was conducted with the support from Samsung Electronics.

Media Contact
Jinyoung Huh
[email protected]

Original Source

http://postech.ac.kr/eng/cmos-compatible-3d-ferroelectric-memory-with-ultralow-power-and-high-speed/#post-22037

Related Journal Article

http://dx.doi.org/10.1126/sciadv.abe1341

Tags: Chemistry/Physics/Materials SciencesComputer ScienceElectrical Engineering/ElectronicsHardwareMaterialsSoftware EngineeringSuperconductors/SemiconductorsTechnology/Engineering/Computer Science
Share12Tweet8Share2ShareShareShare2

Related Posts

Why Beer Foam Stays So Stable: The Science Behind the Perfect Pour

Why Beer Foam Stays So Stable: The Science Behind the Perfect Pour

August 26, 2025
SwRI Scientist Heads Science Team for New NASA Heliophysics AI Foundation Model

SwRI Scientist Heads Science Team for New NASA Heliophysics AI Foundation Model

August 26, 2025

Expanding Azole Chemistry with Precise N-Alkylation

August 26, 2025

Advancing Green Technology with More Efficient and Reliable SiC Devices

August 26, 2025
Please login to join discussion

POPULAR NEWS

  • blank

    Breakthrough in Computer Hardware Advances Solves Complex Optimization Challenges

    148 shares
    Share 59 Tweet 37
  • Molecules in Focus: Capturing the Timeless Dance of Particles

    142 shares
    Share 57 Tweet 36
  • New Drug Formulation Transforms Intravenous Treatments into Rapid Injections

    115 shares
    Share 46 Tweet 29
  • Neuropsychiatric Risks Linked to COVID-19 Revealed

    81 shares
    Share 32 Tweet 20

About

We bring you the latest biotechnology news from best research centers and universities around the world. Check our website.

Follow us

Recent News

Enhancing 3D-Printed Biphasic Scaffolds with Hourglass Design

Fluoxetine’s Impact on Weight and Waist Size

c-di-GMP Boosts TLR4-Adjuvanted TB Vaccine Efficacy

  • Contact Us

Bioengineer.org © Copyright 2023 All Rights Reserved.

Welcome Back!

Login to your account below

Forgotten Password?

Retrieve your password

Please enter your username or email address to reset your password.

Log In
No Result
View All Result
  • Homepages
    • Home Page 1
    • Home Page 2
  • News
  • National
  • Business
  • Health
  • Lifestyle
  • Science

Bioengineer.org © Copyright 2023 All Rights Reserved.